



CE-ATA Technical Errata

Errata ID	Protocol 016
Affected Spec Ver.	Protocol 1.0
Corrected Spec Ver.	

Submission info

Name	Company	Date
Amber Huffman	Intel	09/22/2005

Description of the specification technical flaw (add space as needed)

CE-ATA does not allow another ATA command to be issued while the ATA layer is processing a previously issued ATA command. This erratum makes this restriction explicit in the state machine.

Description of the correction

State DC4: DC_Idle in section 2.4.2.1 shall be modified as shown:

DC4: DC_Idle ^{1, 2}	Wait for MMC command from host.		
1. MMC command received	→	DC_CmdChkCrc	
2. MMC command not received	→	DC_Idle	
NOTE:			
1. Reception of any MMC command other than STOP_TRANSMISSION (CMD12) or GO_IDLE_STATE (CMD0) when the MMC Data layer state machine is not in DD_Idle will result in indeterminate behavior.			
2. Host transmission of RW_MULTIPLE_REGISTER (CMD60) or a FAST_IO (CMD39) write for the Command register while the ATA state machine is not in state DA_Idle is illegal and results in indeterminate device behavior.			

Disposition log

09/22/2005	Erratum captured
10/3/2005	Modified to make clear this is illegal host behavior.
1/12/2006	Erratum ratified

Technical input submitted to the CE-ATA Workgroup is subject to the terms of the CE-ATA contributor's agreement.